



Complementary Low-Threshold MOSFET Pair

KI1555DL

■ PIN Configuration

■ Absolute Maximum Ratings $T_A = 25^\circ\text{C}$

Parameter	Symbol	N-Channel		P-Channel		Unit
		5 secs	Steady State	5 secs	Steady State	
Drain-Source Voltage	V_{DS}	20		-8		V
Gate-Source Voltage	V_{GS}	± 12		± 8		V
Continuous Drain Current ($T_J = 150^\circ\text{C}$)* $T_A = 25^\circ\text{C}$	I_D	± 0.70	± 0.66	± 0.60	± 0.57	A
		$T_A = 85^\circ\text{C}$	± 0.50	± 0.48	± 0.43	± 0.41
Pulsed Drain Current	I_{DM}	± 1				A
Continuous Source Current (Diode Conduction)a	I_S	0.25	0.23	-0.25	-0.23	A
Maximum Power Dissipation* $T_A = 25^\circ\text{C}$	P_D	0.3	0.27	0.3	0.27	W
		$T_A = 85^\circ\text{C}$	0.16	0.14	0.16	0.14
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150				$^\circ\text{C}$

*Surface Mounted on 1" X 1" FR4 Board.

■ Thermal Resistance Ratings $T_A = 25^\circ\text{C}$

Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient*	$t \leq 5 \text{ sec}$	R_{thJA}	360	415	$^\circ\text{C/W}$
	Steady State		400	460	
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	300	350	

*Surface Mounted on 1" X 1" FR4 Board.

KI1555DL

■ Electrical Characteristics $T_J = 25^\circ\text{C}$

Parameter	Symbol	Testconditions	Min	Typ	Max	Unit	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	0.6			V
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-0.45			
Gate Body Leakage	I_{GSS}	$V_{DS} = 0\text{V}, V_{GS} = \pm 12\text{V}$	N-Ch			± 100	nA
		$V_{DS} = 0\text{V}, V_{GS} = \pm 8\text{V}$	P-Ch			± 100	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16\text{V}, V_{GS} = 0\text{V}$	N-Ch			1	nA
		$V_{DS} = -6.4\text{V}, V_{GS} = 0\text{V}$	P-Ch			-1	
		$V_{DS} = 16\text{V}, V_{GS} = 0\text{V}, T_J = 85^\circ\text{C}$	N-Ch			5	μA
		$V_{DS} = -6.4\text{V}, V_{GS} = 0\text{V}, T_J = 85^\circ\text{C}$	P-Ch			-5	
On State Drain Currenta	$I_{D(on)}$	$V_{DS} \geq 5\text{V}, V_{GS} = 4.5\text{V}$	N-Ch	1.0			A
		$V_{DS} \leq -5\text{V}, V_{GS} = -4.5\text{V}$	P-Ch	-1.0			
Drain Source On State Resistance*	$r_{DS(on)}$	$V_{GS} = 4.5\text{V}, I_D = 0.66\text{A}$	N-Ch		0.320	0.385	Ω
		$V_{GS} = -4.5\text{V}, I_D = -0.57\text{A}$	P-Ch		0.510	0.600	
		$V_{GS} = 2.5\text{V}, I_D = 0.40\text{A}$	N-Ch		0.560	0.630	
		$V_{GS} = -2.5\text{V}, I_D = -0.48\text{A}$	P-Ch		0.720	0.850	
		$V_{GS} = -1.8\text{V}, I_D = -0.20\text{A}$	P-Ch		1.00	1.200	
Forward Transconductance*	g_{fs}	$V_{DS} = 10\text{V}, I_D = 0.66\text{A}$	N-Ch		1.5		mS
		$V_{DS} = -4\text{V}, I_D = -0.57\text{A}$	P-Ch		1.2		
Diode Forward Voltage*	V_{SD}	$I_S = 0.23\text{A}, V_{GS} = 0\text{V}$	N-Ch		0.8	1.2	V
		$I_S = -0.23\text{A}, V_{GS} = 0\text{V}$	P-Ch		-0.8	-1.2	
Total Gate Charge	Q_g	N-Channel $V_{DS} = 10\text{V}, V_{GS} = 4.5\text{V}, I_D = 0.66\text{A}$	N-Ch		0.8	1.2	pC
Gate Source Charge	Q_{gs}	P-Channel	N-Ch		0.06		
			P-Ch		0.17		
Gate Drain Charge	Q_{gd}	$V_{DS} = -4\text{V}, V_{GS} = -4.5\text{V}, I_D = -0.57\text{A}$	N-Ch		0.30		
			P-Ch		0.16		
Turn On Time	$t_{d(on)}$	N-Channel $V_{DD} = 10\text{V}, R_L = 20\Omega$	N-Ch		10	20	ns
Rise Time	t_r	$I_D = 0.5\text{A}, V_{GEN} = 4.5\text{V}, R_g = 6\Omega$	P-Ch		6	12	
			N-Ch		16	30	
Turn Off Delay Time	$t_{d(off)}$	P-Channel $V_{DD} = -4\text{V}, R_L = 8\Omega$	N-Ch		10	20	
			P-Ch		10	20	
Fall Time	t_f	$I_D = -0.5\text{A}, V_{GEN} = -4.5\text{V}, R_g = 6\Omega$	N-Ch		10	20	
			P-Ch		10	20	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = 0.23\text{A}, di/dt = 100\text{A}/\mu\text{s}$	N-Ch		20	40	
		$I_F = -0.23\text{A}, di/dt = 100\text{A}/\mu\text{s}$	P-Ch		20	40	

* Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.